# Using CLANG/LLVM Vectorization to Generate Mixed Precision Source Code

# MIXED PRECISION DEVICES

At Supercomputing 2015, NVIDIA announced Jetson TX1, a mobile supercomputer, offering up to 1 TFLOPs of compute power for a power envelope typical of embedded devices. Targeting image processing and deep learning, this platform is the first available to natively expose mixed precision instructions. However, the new mixed precision unit requires that operations on 16-bit precision floating points are done in pairs. Hence, approaching peak performance level requires usage of the half2 type which pairs two values in a single register.

In this work, we present an approach that makes use of existing vectorization tool developed for CPU code optimization to further generate CUDA source code that uses half2 intrinsic functions, hence enabling mixed precision hardware usage with little effort. Using this approach, we are able to generate efficient CUDA code from a single scalar version of the code.

This source to source code translation may be used in many application fields for different numeric types. Moreover, this approach shows very nice boundary effects such as better memory access pattern and instruction level parallelism.

### **APPROACH**

The Jetson TX1 and the upcoming Pascal are capable of **mixed precision**. This feature aimed at deep learning and image processing offers a 16-bit floating-point arithmetic unit with improved performances. The way this unit is exposed [1] is similar to SSE instructions, that is each operation is performed on a pair of values. SSE instructions, and more generally SIMD instructions have been around for more than a decade.

Compilers and optimizers are familiar with these instruction sets and generate code that makes use of those. The LLVM compiler [2] is an example of choice: indeed, its intermediate representation performs the vectorization stage operating on small vector registers [3]. Then, these vectors are translated into small vector instructions by the backend, depending on the target platform — ARM with NEON, Intel x86 with SSE or AVX, IBM Power with VSX.

Building on the analogy between mixed precision instructions and SIMD instructions, we make use of the vectorization unit of CLANG operating on C++ together with LLVM to generate intermediate language with small vectors. However, a few modifications have to be made:

16-bits floating-point precision (a.k.a. half) is not supported on most SIMD units, hence, the input source code is written using 32-bit precision (float). In the transformation from LLVM intermediate to CUDA, we convert float32 into float16 automatically.

The SIMD unit used by LLVM is aligned with known architecture sizes which are at least 128 bits (SSE, NEON, VSX). However, mixed precision is 32 bits with two halves. The transformation is not a one-to-one: a kind of emulation library has to be written.

3

Some operations assumed to exist in the SIMD instruction set of a GPU do not exist in mixed precision, such as select [4] (x86 : vblend, AltiVec/VSX: vec\_sel). These operations have to be written in the emulation library.

As illustrated here, 128-bit aligned memory access provide best bandwidth. Hence, we use the 8-entries wide small vector registers from LLVM, as 8 halves have a 128 -bit memory footprint.





Régis PORTALEZ — ALTIMESH — regis.portalez@altimesh.com — Florent DUGUET — ALTIMESH— florent.duguet@altimesh.com



#### nvcc -arch sm 53

/\*0170\*/ XMAD R0, R18.reuse, c[0x0] [0x164], R23; /\*0178\*/ reuse, c[0x0] [0x164].H1, RZ; /\*0188\*/ /\*0190\*/ LDG.128 R12, [R12]; /\*0198\*/ /\*01a8\*/ /\*01b0\*/ ISCADD R4, R19, c[0x0][0x158], 0x5; /\*01b8\*/ /\*01c8\*/ HADD2\_32I R17, RZ.H0\_H0, 0.2069091796875, 0.2069091796875; /\*01d0\*/ HADD2 R0, R13, 16, 16; /\*01d8\*/ /\*01e8\*/ .0086212158203125; /\*01f0\*/ HADD2 R13, R14, 16, 16; /\*01f8\*/ HMUL2 R3, R0, R0; /\*0208\* MUL2\_32I R25, R5, 0.005001068115234375, 0.005001 8115234375; /\*0230\*/ HMUL2 R9, R0.reuse, R3; /\*0238\*/ HSET2.BF.GT.AND R13, R0, R17.H0\_H0, PT; /\*0248\*/ MUL2\_32I R3, R2, 0.12841796875, 0.12841796875; /\*0250\*/ 0.0020008087158203125; /\*0258\*/ HMUL2 32I R6, R6, 0.005001068115234375, 0.005001068115234375; /\*0268\*/ HMUL2 R14, R5, R5; /\*0270\*/ HADD2 R16, R0, R27; /\*0278\*/ HADD2 R9, R9, -R3; /\*0288\*/ /\*0290\*/ HADD2 R2, R0, -R25; /\*0298\*/ HADD2 R13, R5.reuse, R10; /\*02a8\*/ HSET2.BF.GT.AND R0, R5.reuse R17.H0\_H0, PT; /\*02b0\*/ HADD2\_32I R10, R5.reuse, · 453125, -0.137939453125; /\*02b8\*/ HADD2 R6, R5, -R6; /\*02c8\*/ HMUL2 R24, R5, R14; HFMA2 R9, R22, R9, R /\*02d0\*/ /\*02d8\* /\*02e8\*/ HADD2\_32I R3, R16, -0.137939453125, -0.13793945 /\*02f0\*/ MOV R25, R0; /\*02f8\*/ HMUL2 RØ, R13, R13; /\*0308\*/ HMUL2\_32I R10, R10, 0.12841796875, 0.12841796875; /\*0310\*/ ADD2 32I R14, R13.reuse, -0.137939453125, -0.137939453125 /\*0318\*/ HMUL2 R5, R16.reuse, R /\*0328\*/ HSET2.BF.GT.AND R22, R16, R17.H0\_H0, PT; HMUL2\_32I R16, R3, 0.12841796875, 0.12841796875; /\*0330\*/ /\*0338\*/ HMUL2 R0, R13, R0; /\*0348\*/ HADD2 R3, R24, -R10.reuse; /\*0350\*/ HSET2.BF.GT.AND R13, R13, R17.H0\_H0, PT; /\*0358\*/ HMUL2\_32I R14, R14, 0.12841796875, 0.12841796875; /\*0368\*/ HADD2 R5, R5, -R16; /\*0370\*/ HFMA2 R3, R25, R3, R10; MOV R24, R13; /\*0378\*/ /\*0388\*/ HADD2 R10, R0, -R14.reuse;

ALIGNED LOADS / STORES — CLANG/LLVM identifies alignment form attributes such as \_\_attribute\_\_((align\_value(x))), and transforms into appropriate vector load operations. Gets transformed to a 128 bits load which provides best memory latency and bandwidth performances.

**VECTOR ARITHMETIC OPERATIONS** — CLANG/LLVM generates arithmetic code using vector of floats, initialy aimed CPU vector units. These instructions get reused and transformed into instructions using half2 vector intrinsics available with mixed precision.

BOOLEAN OPERATIONS — In the code, invF function gets inlined. It contains a *if* which is transformed and a *select* llvm instruction is issued. Select makes conditional assignment based on a mask. This instruction is transformed in a mul and fma using the mask value as 0 o 1.

© ALTIMESH 2016 — All rights reserved. IBM INTEL ARM CLANG LLVM NVIDIA CUDA are trademarks of their respective owners and are used here for illustration purposes only.

#### SMALL VECTOR EMULATION LIBRARY

In order to benefit from the 128-bit aligned loads, even using 16-bit floating-point precision, we configure the LLVM optimizer to use 8entry wide SIMD instructions and registers. Then, we write a small vector emulation library which operates on a custom type half8. We then need to write the appropriate operators on these entries.

| inline half8 select <half8, halfbool8="">(</half8,> |      |
|---|------|
| halfbool8& m, const half8& 1, const half8&          | r) { |
| ;   |      |
| =hsub2 (1.vh2[0], r.vh2[0]) ;                       |      |
| =hsub2 (l.vh2[1], r.vh2[1]) ;                       |      |
| =hsub2 (1.vh2[2], r.vh2[2]) ;                       |      |
| =hsub2 (1.vh2[3], r.vh2[3]) ;                       |      |
| <pre>=hfma2 (m.vh2[0], res.vh2[0], r.vh2[0])</pre>  | ;    |
| <pre>=hfma2 (m.vh2[1], res.vh2[1], r.vh2[1])</pre>  | ;    |
| <pre>=hfma2 (m.vh2[2], res.vh2[2], r.vh2[2])</pre>  | ;    |
| <pre>=hfma2 (m.vh2[3], res.vh2[3], r.vh2[3])</pre>  | ;    |
| ;   |      |
|   |      |

SELECT INSTRUCTION IMPLEMENTATION USING MIXED PRECISION





We illustrate here the details of the select operation, most others being quite straightforward.



#### **APPLICATION TO IMAGE PROCESSING**

When operating on images, some algorithms operate on different color spaces. We illustrate here the conversion between CIE-L\*a\*b\* [5] to RGB color-space, via the CIE-XYZ color space. We apply this work to this color transformation. Note that the transformation calls a function that contains an *if* clause, which results in a *select* in LLVM intermediate language. Other image processing algorithms such as filters could be applied, however, the benefit of this approach is limited to the vectorization capability of the LLVM optimizer.

## DISCUSSION

This approach reuses major contributions to the compilers and optimizer research fields. Indeed, the data alignment and automatic vectorization including transformation of conditions into select instructions are very hard to identify and implement. The implementation of small vector library and float to half transformation is pretty straightforward and does not show major technical lock. While this work is motivated by the mixed-precision intrinsics library, and its SIMD nature, it can also be used without the final float to half transformation. Indeed, on Kepler for instance, more execution units than scheduling units are present, which requires the scheduler to issue two fp32 operations in a single clock cycle to benefit from the full compute power. As a result, using a small vector library with several floats is a good way to offer the scheduler opportunities for ILP. Another significant improvement is the use of aligned 128-bit loads. Using the same input code compiled with CUDA, on a Maxwell architecture leads to bandwidth improvement (as illustrated above). When using 32-bit loads, the global read buffer gets saturated while reaching only 46% of memory bandwidth. A higher bandwidth usage is immediately obtained, without code change, automatically transforming 32-bit loads into 128-bit loads.

(In this example, the loop is unrolled and both kernels are run with the same configuration and require the same number of registers).

These performance improvements may come at some supplemental cost: operating on four or eight values at a time may lead to more register pressure. A heuristic needs to be found to identify whether the benefit of using 128-bit loads is not lost with register spilling. Further improving the float to half transformation tool including a vector-size transformation might actually help in this operation. However, this would require significant code analysis as loop iterations count would be different.

### REFERENCES

- [1] Mixed Precision <u>http://docs.nvidia.com/cuda/cuda-math-api/</u> group CUDA MATH HALF2 ARITHMETIC.html#group CUDA MATH HALF2 ARITHMETIC
- [2] LLVM Compiler infrastructure: <a href="http://llvm.org/">http://llvm.org/</a>
- [3] "Vector LLVA: A Virtual Vector Instruction Set for Media Processing", Robert L. Bocchino Jr. and Vikram S. Adve. Proceedings of the Second International Conference on Virtual Execution Environments (VEE '06), Ottawa, Canada, 2006.
- [4] LLVM select instruction : <u>http://llvm.org/docs/LangRef.html#i-select</u>
- [5] L\*a\*b\* Color Space from CIE: <u>https://en.wikipedia.org/wiki/Lab\_color\_space</u>

Régis PORTALEZ — ALTIMESH — regis.portalez@altimesh.com Florent DUGUET — ALTIMESH — florent.duguet@altimesh.com