The Intel Xeon PHI is an implementation of the MIC (Many Integrated Core) architecture. It holds several independent cores (61 in our setup), with 512 bits vector units[1]. Each core is hyper-threaded with up to four threads. Vector operations are very similar to SSE or AVX, yet much more complete. Moreover the new gather and […]